

DIGITAL TO ANALOG CONVERTER WITH REDUCED RINGING

5 CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of Application No. 10/320,016, filed December 16, 2002, which is a continuation of Application No. 10/175,663, filed June 20, 2002, which is a continuation of Application No. 09/909,282, filed July 19, 10 2001, which is a continuation of Application No. 09/753,874, filed January 3, 2001 (now U.S. Patent No. 6,268,816), which is a continuation of Application No. 09/458,331, filed December 10, 1999 (now U.S. Patent No. 6,191,719), which is a continuation of Application No. 08/917,408, filed August 25, 15 1997, now abandoned.

This invention relates to digital-to-analog converters. More particularly, the invention relates to digital-to-analog converters in which a plurality of binary indications representing a value are converted to an analog current or an analog voltage representing the value without any ringing during the binary indications or at the transitions between successive binary indications.

25 BACKGROUND OF THE INVENTION

Most parameters such as measurements of temperature, humidity and pressure are analog. For example, the use of a mercury thermometer to measure the temperature of a patient is analog since the temperature is measured by the rise of a mercury column. However, temperature may also be indicated 30 digitally. For example, an indication of a temperature of "98.6" may be provided digitally by providing three separate indications of "9", "8" and "6".

Generally, when parameters such as temperature or pressure are measured on an analog basis and these 35 measurements are used to provide calculations for controlling

1       **51550/LTR/B600**

5       the operation of a system in which the values of temperature  
and pressure are regulated, the analog values are converted to  
digital values for providing the calculations. The  
calculations are then converted to digital values to provide  
the regulation of the parameters such as temperature and  
pressure.

10      Integrated circuit chips are generally provided for  
converting digital indications of a value to an analog  
representation of the value. Preferably this conversion is  
provided in as short a time (or as high a frequency) as  
possible. Minimizing the time for the conversion is desirable  
because it provides for an enhanced regulation of the values  
15      of parameters such as pressure and temperature.

20      Integrated circuit chips have been progressively provided  
through the years with decreased micron size. In other words,  
the thickness of the electrical leads connecting the different  
components in the electrical circuitry on the integrated  
circuit chip has been progressively decreased through the  
years. For example, the micron size of the electrical leads on  
an integrated circuit chip have progressively decreased in  
size during the past ten (10) years from approximately two (2)  
microns to approximately one half micron ( $0.5\mu$ ) or less.  
25      Decreases in micron size have produced corresponding increases  
in the frequency at which the electrical circuits on the  
integrated circuit chip are able to operate. For example,  
electrical circuits made from CMOS technology on an integrated  
circuit chip are now able to operate at frequencies in the  
30      order of several hundred megahertz in comparison to  
frequencies less than one hundred megahertz (100 Mhz) ten  
years ago.

35      Digital-to-analog converters have problems of ringing,  
particularly when they operate at high frequencies. The  
ringing occurs during the period of each of the binary

1       **51550/LTR/B600**

indications. The ringing also occurs at the transitions  
between successive ones of the binary indications. The ringing  
5       obscures the generation of the analog current or analog  
voltage which represents the cumulative value of the binary  
indications. The ringing becomes pronounced because of the  
high frequencies at which the digital-to-analog converters  
10      operate. As previously indicated, these high frequencies are  
provided because of the progressive decrease in the micron  
size of the electrical leads, and the progressive decrease in  
the dimensions of devices such as transistors, in the  
integrated circuit chips.

15      BRIEF DESCRIPTION OF THE INVENTION

In one embodiment of the invention, binary indications  
are converted to an analog representation with significant  
reductions in ringing at the transitions between successive  
binary indications or in the period during each binary  
20      indication. The binary indications are disposed in a row-and-  
column matrix to provide a thermometer code. The converter  
includes pluralities of decoders and latches, each decoder  
being associated with an individual latch. Each decoder  
responds to binary indications of an individual row and an  
25      individual column and the next column to produce a latched  
pair of output indications, inverted relative to each other,  
in synchronism with a clock signal.

The production of the latched outputs in synchronism with  
the clock signal inhibits ringing in the period during each  
30      binary indication. Each pair of inverted latch outputs is  
respectively introduced to a differential amplifier, formed  
from MOS transistors of the p type, in an individual one of a  
plurality of current sources. Each differential amplifier has  
a pair of branches each responsive to the paired inverted  
35      outputs from the associated latch in an opposite relationship

1      **51550/LTR/B600**

to that of the other branch.

The p type transistors in each differential amplifier inhibit ringing in such amplifier at the transitions between the successive binary indications. Each branch in each differential amplifier is connected to a resistor Common to the corresponding branches in the other differential amplifiers. Such branches pass through such resistor a current dependent upon the cumulative current through such branches. This cumulative current provides the analog representation.

15     **BRIEF DESCRIPTION OF THE DRAWINGS**

Figure 1 is a general block diagram of digital-to-analog converters of the prior art;

Figure 2 is a circuit diagram of circuitry of the prior art, such circuitry being used in the block diagram of Figure 1 for providing a binary-to-thermometer decoding of a plurality of binary indications;

Figure 3 is a circuit diagram of circuitry of the prior art, such circuitry being used in the block diagram of Figure 1 for providing a binary-to-thermometer decoding of a binary indications in a plurality of cells when the cells are disposed in a matrix relationship;

Figure 4 is an example of binary indications in cells disposed in a matrix relationship for decoding by the circuitry shown in Figure 3;

Figure 5 is a circuit diagram of a current source of the prior art for use in the block diagram of Figure 1 for converting a binary indication in a cell to an analog representation;

Figure 6 is a schematic diagram showing inductances which are produced in the converter of Figure 1 and which affect the operation of such converter;

1       **51550/LTR/B600**

5                  Figure 7 provides curves showing ringing (oscillatory signals) produced in the prior art converter shown in Figure 1 and the elimination of ringing in the digital-to-analog converter of this invention;

Figure 8 is a circuit diagram of a latch of the prior art for use in the block diagram of Figure 1;

10                 FIG 9. is a circuit diagram of a decoder and latch which is included in the digital-to-analog converter of this invention for decoding and latching a binary indication in a cell in a matrix relationship without any ringing during the occurrence of such binary indication; and

15                 Figure 10 is a circuit diagram of a current source which is included in the digital-to-analog converter of this invention for converting the latched binary indication in Figure 9 for a cell in a matrix relationship to a corresponding analog current or voltage without any ringing at the transitions between successive binary indication.

20

DETAILED DESCRIPTION OF THE INVENTION

Figure 1 is a block diagram of a digital-to-analog converter, general indicated at 10, of the prior art. The converter includes three (3) blocks: a decoder 12, a latch 14 and a current source 16. The decoder 12 receives binary indications, preferably in a thermometer code, from a plurality of cells and provides signals (currents or voltages) representative of these binary indications. The latch 14 produces latched outputs representative of the currents or voltages produced by the decoder 12. The current source 16 produces currents representative of the latched outputs from the different cells and accumulates these currents in an output impedance for the binary indications from the different cells to provide in the output impedance a current representing the analog value.

1      **51550/LTR/B600**

5      Figure 2 is a circuit diagram of binary-to-thermometer  
10     converter generally indicated at 20. The circuitry 20 includes  
15     a first line 22 and a Second line 24. A plurality of switches  
20     26a-26p is provided. Each of the switches 26a-26p has a first  
25     stationary contact connected to the line 22 and a second  
30     stationary contact connected to the line 24. Each of the  
35     switches 26a-26p has a contact 28a-28p movable between the  
40     lines 22 and 24. For example, the contact 28a may be  
45     continuous with the line 22 for a binary value of 1 and may be  
50     continuous with the line 24 for a binary value of 0.

5      When the movable contact of a switch such as the movable  
10     contact 28a of the switch 26a establishes continuity with the  
15     line 24, a continuous circuit is established which includes a  
20     resistor 30, the line 24, the movable contact of the switch  
25     and a line such as a line 32a. This is true for the switches  
30     26a-26j in Figure 2. In this way, the resistor 30 receives the  
35     current cumulatively flowing through the switches 26a-26j in  
40     Figure 2. This cumulative current may be considered to  
45     represent an inverse of the analog value of the binary  
50     indications from the cells in Figure 2.

5      When the movable contact of a switch such as the movable  
10     contact 28k of the switch 26k is continuous with the line 22,  
15     a continuous circuit is established through a circuit  
20     including a resistor 34, the line 22, the switch 26k and a  
25     source 36k of a substantially constant current. This is true  
30     of the switches 26k-26p in Figure 2. In this way, the resistor  
35     30 receives the current cumulatively flowing through the  
40     switches 26k-26p in Figure 2. This cumulative current may be  
45     considered to represent the analog value of the binary  
50     indications in Figure 2.

5      Figure 3 indicates a decoder for use with the matrix  
10     relationship shown in Figure 3 to decode the binary  
15     indications of one of the cells in the matrix relationship. A

1       **51550/LTR/B600**

similar decoder is provided for each of the other cells in the  
matrix relationship. The decoder shown in Figure 3 includes a  
5       line 40 for providing a positive voltage such as five (5)  
volts and a line 42 for providing a voltage such as ground.  
The lines 40 and 42 are also respectively designated as "V<sub>ddd</sub>"  
and "V<sub>ssd</sub>" where the last letter in the sub-designation  
indicates a digital circuit. Three (3) transistors 44, 46 and  
10      48, all preferably CMOS transistors of the p type, are  
connected between the line 40 and a data line 50 for the  
particular cell.

The gate of the transistor 44 receives a voltage  
representative of the binary indication of the row in which  
15     the particular cell is disposed. The gate of the transistor 46  
receives a voltage representative of the binary indication of  
the column in which the particular cell is disposed. The gate  
of the transistor 48 receives a voltage representative of the  
binary indications in the next column. If all of the cells in  
20     the next column have a binary indication of "0", the gate of  
the transistor 48 receives a low voltage. Otherwise, the gate  
of the transistor 48 receives a high voltage. The sources of  
the transistors 44 and 46 are common line with the line 40.  
The drain of the transistor 42 has a connection with the line  
25     50. The drains of the transistors 44 and 46 and the source of  
the transistor 48 are common.

Transistors 52, 54 and 56, all preferably CMOS  
transistors of the N type, are disposed between the data line  
30     50 and the ground line 42. The drains of the transistors 52  
and 56 are connected to the data line 50. The source of the  
transistor 52 and the drain of the transistor 54 have a common  
connection. The sources of the transistors 54 and 56 are  
common with the ground line 42. The gate of the transistor 52  
receives the binary indication representing the row in which  
35     the particular cell is disposed, and the gate of the

1       **51550/LTR/B600**

5           transistor 54 receives the binary indication representing the column in which the particular cell is disposed. A binary  
5           indication representing the next column is introduced to the gate of the transistor 56.

10          When binary indications of 0 are introduced to the gates of the transistors 44, 46 and 48, these transistors become conductive. As a result, a high voltage is produced on the line 50 to indicate a binary value of "0" for a cell. When high voltages are introduced to the gates of the transistors 52, 54 and 56, all of these transistors become conductive. This cause a low voltage to be produced on the line 50 to indicate a binary "1".

15          The voltage on the line 50 in Figure 3 is introduced to a pair of lines 60 and 62 in Figure 5, which shows a current source generally indicated at 63 of the prior art. These lines are respectively designated as "lan" and "lap" where the "n" in "lan" indicates "negative" and the "p" in "lap" indicates "positive". The lines 60 and 62 in Figure 5 are respectively introduced to the gates of a pair of transistors 64 and 66, both preferably CMOS transistor of the n type. The drains of the transistors 64 and 66 are respectively connected to first terminals of resistors 68 and 70, the second terminals of which are common with a line 71 providing a positive voltage. The line 71 is also designated as V<sub>dda</sub> where "a" indicates an analog voltage.

20          The drains of the transistors 64 and 66 are common with the drain of a transistor 72. The gate of the transistor 72 receives a constant bias voltage on a line 74. The source of the transistor 72 and the drain of a transistor 76 are common. A constant bias voltage on a line 80 is applied to the gate of the transistor 76. The source of the transistor 76 is connected to a line 81. The line 81 is also designated as  
25        "V<sub>ssa</sub>" where "a" indicates an analog circuit.

1      **51550/LTR/B600**

5      The current source 63 is provided for one of the cells in  
the matrix relationship shown in Figure 4. It will be  
appreciated that a corresponding current source is provided  
for each individual one of the cells in the matrix  
relationship. However, the resistors 68 and 70 are common to  
all of the current cells in the matrix relationship. The  
resistor accordingly provides an analog current representing  
10     the analog value of the binary indications introduced to the  
cells in the matrix relationship.

15     The voltage on the gate of one of the transistors 64 and  
66 represents an inverse value of the voltage produced on the  
line 50 in Figure 3. Because of this, only one of the  
transistors 64 and 66 is conductive at any instant. For  
example, when the transistor 66 is conductive, current flows  
through a circuit including the line 71, the resistor 70, the  
transistor 66, the transistor 72, the transistor 76 and the  
line 81.

20     The transistor 76 is biased at its gate by the voltage on  
the line 80 so that the current through the circuit described  
in the previous sentence is substantially constant. The  
transistor 72 is biased at its gate by the voltage on the line  
74 so that a high impedance is produced in the circuit. This  
25     high impedance is provided to compensate for the fact that the  
resistors 68 and 70 receive currents from a number of current  
sources and that the number of current sources connected to  
each individual one of the resistors 68 and 70 at any instant  
may vary dependent upon the values of the voltages applied to  
30     each individual one of the transistors 64 and 66 in the  
different current sources.

35     Figure 4 indicates a matrix relationship for a decoder.  
In a matrix relationship, the binary indications are disposed  
in rows and columns. In this relationship, progressive binary  
indications of "1" are provided for the successive cells

1       **51550/LTR/B600**

5           downwardly in the first column from the top of the column and  
in the first two (2) rows of the second column. All of the  
other indications for the cells in the matrix relationship are  
a binary "0". In this matrix relationship, if the value of the  
binary indications in the matrix relationship were to be  
increased by an integer, the cell in the third row in the  
second column would become a binary "1" instead of a binary  
10       "0".

15           Figure 6 indicates the inductances provided in the  
converters of the prior art. Similar inductances exist in the  
converters of this invention. These inductances result from  
bond wires and leads from chip packages. For example, an  
inductance 84 may be provided between a line 82 providing a  
positive voltage designated as  $V_{dd}$  and the line 71 providing a  
positive voltage designated as  $V_{dda}$  for the analog circuitry.  
The inductance may be approximately five (5) nanohenries for  
each cell. Assuming that there are approximately sixty (60)  
20       cells, the cumulative inductance may be as high as three  
hundred (300) nanohenries. Similarly an inductance of  
approximately three hundred (300) nanohenries may be provided  
on a cumulative basis between the voltage  $V_{dd}$  on the line 82  
and a digital voltage  $V_{ddd}$  for the digital circuits. Similar  
25       inductances are provided between the voltage  $V_{ssa}$  on the line  
81 for the analog circuits and a voltage  $V_{ss}$  on a line 83 and  
between a voltage  $V_{ssd}$  on a line 85 for the digital circuits  
and the voltage  $V_{ss}$  on the line 83.

30           The inductances shown in Figure 6 combine with stray  
capacitances in the converters of the prior art to produce  
ringing in the converters. Such ringing constitutes  
oscillatory signals at a frequency dependent upon the values  
of the inductances shown in Figure 6 and the stray  
capacitances in the converter. Such inductances would also  
35       produce ringing in the circuits of this invention if the

1       **51550/LTR/B600**

features of this invention were not included.

Figure 7 provides two (2) voltage waveforms on a schematic basis. The upper diagram in Figure 7 represents a voltage waveform 90 of the prior art. It shows that ringing 92 (oscillatory signals) occurs at the beginning of the signal produced by one of the current sources 63 shown in Figure 5. Ringing 94 also occurs at the middle of the signal from the current source 63. The bottom waveform in Figure 7 shows a waveform 96 produced by the circuitry shown in Figures 9 and 10 and constituting one embodiment of the invention. As will be seen, the ringing shown in the waveform 90 has been eliminated in the waveform 96.

Figure 8 shows a latch, generally indicated at 100, of the prior art. The latch includes the voltage  $V_{dd}$  and the voltage  $V_{ssd}$  on the line 85 (both also shown in Figure 6) and the data voltage on the data line 50 in Figure 3 and the inverse (data) of this voltage on a line 102. The data voltage on the line 50 is introduced to the gate of a transistor 104, the source of which receives the voltage  $V_{ssd}$  on the line 85. The drain of the transistor 104 and the source of a transistor 106 are common. A clock signal on a line 105 is introduced to the gate of the transistor 106 and the drain of the transistor 106 is connected to the lan line 60 also shown in Figure 5. The transistors 104 and 106 may be CMOS transistors of the n-type.

Transistors 108 and 110 may also be CMOS transistors of the n-type. The source of the transistor 106 may be common with the  $V_{ssd}$  line 85. The gate of the transistor 106 receives the data binary information on the line 102. A connection is made from the drain of the transistor 106 to the source of the transistor 108. The gate of the transistor 108 receives the clock 62 signal 105 also shown in Figure 5.

1      **51550/LTR/B600**

The line 60 is connected to the drains of transistors 110 and 112 and to the gates of transistors 114 and 116. The  
5      transistors 110 and 114 may be CMOS transistors of the p type and the transistors 112 and 114 may be transistors of the n-type. In like manner, the voltage on the line 62 is introduced to the drains of the transistors 114 and 116 and to the gates of the transistors 110 and 112. The sources of the transistors  
10     110 and 114 are connected to the  $V_{dd}$  line also shown in Figure 6. A connection is made from the sources of the transistors 112 and 116 to the  $V_{ssd}$  line 85 also shown in Figure 6.

Assume that the data line 50 is positive and that the data line 102 is negative. This will cause current to flow  
15     through a circuit including the lan line 60 and the transistors 106 and 104 when a clock signal appears on the line 105. This causes a low voltage to be produced on the line 60. This low voltage causes the transistor 114 to become conductive and a high voltage to be produced on the drain of the transistor. This high voltage is introduced to the gate of the transistor 112. The resultant flow of current through the transistor 112 causes a low voltage to be produced on the drain of the transistor and to be introduced to the gate of the transistor 114 to make the transistor 114 even more  
20     conductive. The resultant high voltage is introduced to the lap line 62 to latch the lap line to a positive voltage. In like manner, the lan line 60 becomes latched to a negative voltage.  
25

In like manner, when the data line 50 is negative and the data line 52 is positive, the lan line 60 is latched to a positive voltage and the lap line 62 is latched to a negative voltage. This results from the state of conductivity in the transistors 110 and 116 and the states of non-conductivity in the transistor 114 and 112.

Figure 9 shows circuitry, generally illustrated at 129, included in one embodiment of the invention. The circuitry shown in Figure 9 combines the functions of decoding and latching. Such circuitry includes a latch formed from the transistors 110, 112, 114 and 116 in a manner similar to that described in connection with the prior art embodiment shown in Figure 8. Such circuitry also includes decoding circuitry including a lan line 130 and a lap line 132 which provide signal outputs inverse to each other. The output on the lan line 130 is inverted as at 131 to provide a lan signal on a line 133. The lan line 130 is connected to the drains of the transistor 110 and of a CMOS transistor 134, preferably of the n-type. The transistor 134 receives a clock signal on its gate from a line 135. The source of the transistor 134 has a common connection with the drains of CMOS transistors 136, 138 and 139, all preferably of the n-type.

The gate of the transistor 136 is common with the row indication of an individual one of the cells in a matrix arrangement. A connection is made from the source of the transistor 136 to the drain of a transistor 140 which is a CMOS transistor, preferably of the n-type. The gate of the transistor 140 receives the column indication of the individual one of the cells in the matrix arrangement. The sources of the translators 138 and 140 are common with the  $V_{ssd}$  line 85 also shown in Figure 6. A binary indication of the next column is introduced to the gates of the transistors 138 and 139. The transistor 139 is included to provide a symmetry between the transistors 136 and 139 and the transistors 138 and 140.

The output of the lap line 132 is inverted as at 135a to provide a lap signal on a line 137. The lap line 132 is connected to the drain of the transistor 114 and to the drain of a transistor 142 which may be a CMOS transistor of the n-

1       **51550/LTR/B600**

5                  type. The clock signal on the line 135 is applied to the gate  
of the transistor 142. The source of the transistor 142 is  
common with the drains of transistors 144 and 149 which may be  
CMOS transistors of the n-type. A voltage representing the  
next column in the cell is applied to the gates of the  
transistors 144 and 149. The sources of the transistors 144  
and 149 are applied to the drains of a pair of transistors 146  
10                 and 148, both CMOS transistors of the n-type. The gates of the  
transistors 146 and 148 respectively receive the binary  
indications of the row and column of the particular cell in  
the matrix relationship shown in Figure 4. The sources of the  
transistors 146 and 148 are common with the  $V_{ssd}$  ground line 85  
15                 also shown in Figure 6. The transistor 149 is included to  
provide symmetry between the transistors 144 and 149 and the  
transistors 146 and 148.

20                 It should be appreciated that the circuitry shown in  
Figure 9 decodes and latches a single cell in the matrix  
relationship shown in Figure 4. Similar decoding and latching  
circuitry is provided for each of the other cells in the  
matrix relationship. When binary indications of "1" are  
respectively applied to the gates of each of the transistors  
136, 138 and 140 to represent binary indications of 1 for the  
25                 row and column in the cell and for the next column in the  
matrix relationship, the transistors become conductive. This  
causes a low voltage to be applied to the drain of the  
transistor 134. Because of this, the transistor 134 becomes  
conductive when the clock signal is applied to the gate of the  
transistor. A low voltage is accordingly produced on the line  
30                 130. This low voltage is latched by the latching circuit  
including the transistors 110, 112, 114 and 116 and is  
inverted as at 131 to provide a lan signal on the line 133.

35                 When the binary indications of the row and column for a  
cell in the matrix relationship are low and the binary

5       indication of the next column is also low to represent binary  
10      indications of 0 for the row and column in the cell and for  
15      the next column in the matrix relationship, the transistors  
20      146, 148 and 144 respectively become low. As a result, a low  
25      voltage is produced on the drain of the transistor 144. The  
30      transistor 144 accordingly becomes conductive when the clock  
35      signal is introduced on the line 135 to the gate of the  
40      transistor. This causes a low voltage to be produced on the  
45      lap line 132. This low voltage is latched by the latching  
50      circuit including the transistors 110, 112, 114 and 116 and is  
55      inverted as at 135a to provide a high voltage on the line 137.

15      The combination of the decoder and the latch as shown in  
20      Figure 9 and as described above offers certain advantages over  
25      the prior art, particularly when combined with the clock  
30      signal on the line 135. This combination significantly reduces  
35      the ringing indicated at 94 in Figure 7. It results in part  
40      from the fact that the clock signal is introduced to the gates  
45      of the transistors 134 and 142 at a time when the binary  
50      indications on the gates of the transistors 136, 138, 139 and  
55      140 and the gates of the transistors 144, 146, 148 and 149  
60      have settled to a steady state value such as at the middle of  
65      the time periods shown in Figure 7.

25      Figure 10 shows a current source and switches included in  
30      one embodiment of the invention for reducing cross talk  
35      between digital circuits and analog circuits in Figure 10. The  
40      current source and the switches are generally indicated at 160  
45      in Figure 10. The circuitry 160 operates to inhibit ringing at  
50      the transitions 92 of the binary indications shown in Figure  
55      7. The inhibition of the ringing at the transitions 92 of the  
60      binary indications shown in Figure 7 results in part from the  
65      fact that all of the transistors in Figure 10 are CMOS  
70      transistors of the p-type.

CMOS transistors of the n type are disposed on the surface of the substrate of an integrated circuit chip.  
5       Because they are at the surface of the substrate, signals are able to pass through the substrate between different circuits on the substrate. This particularly occurs at the time of transitions from one signal to another. On the other hand, CMOS transistors of the p type are disposed in wells in the  
10      substrate. The disposition of the CMOS transistors of the p type in wells inhibits signals such as at the time of signal transitions from passing through the substrate between different circuits on the substrate. As a result, the inclusion of only CMOS transistors of the p type in the  
15      circuitry significantly reduces the ringing indicated at 92 in Figure 7. As will be seen, all of the transistors shown in Figure 10 are CMOS transistors of the p type.

The circuitry 160 includes the  $V_{dd_a}$  voltage line 71 also shown in Figure 6. The source of a transistor 142 is connected to the  $V_{dd_a}$  line 71. A bias voltage is applied on a line 163 to the gate of the transistor 162. The drain of the transistor 162 is common with the source of a transistor 164. The gate of the transistor 164 receives a bias voltage  $V_{bc}$  on a line 165. A connection is made from the drain of the transistor 164 to the source of a transistor 166 having a gate and drain common with the source of a transistor 168. The gate and drain of the transistor 168 are connected to the  $V_{ss_a}$  ground line 81 also shown in Figure 6.

The  $V_{dd_a}$  voltage line 7 (also shown in Figure 6) is also connected to the source of a transistor 170 having its gate connected to the voltage bias line 164. The drain of the transistor 170 and the source of a transistor 172 are common. The gate of the transistor 172 receives the bias voltage  $V_{bc}$  on the line 165. A connection is made from the drain of the transistor 172 to the sources of a pair of transistors 174 and

1       **51550/LTR/B600**

176. The drains of the transistors 174 and 176 are  
5       respectively connected to first terminals of a pair of  
resistors 178 and 180. The other terminals of the resistors  
178 and 180 are connected to the  $V_{ssa}$  ground line 81 also shown  
in Figure 6.

The voltage on the drain of the transistor 164 is applied  
10      to the source of a transistor 182. The gate of the transistor  
182 receives the lan voltage on the line 133 in Figure 9. A  
connection is made from the drain of the transistor 182 to the  
gate of the transistor 174 and to the source of a transistor  
15      184. The lap voltage on the line 137 in Figure 9 is applied to  
the gate of the transistor 184. The drain of the transistor  
184 is connected to the drain of the transistor 166.

Circuitry including transistors 188 and 190 is associated  
20      with the transistor 176 in a manner somewhat similar to the  
association between the circuitry including the transistors  
182 and 184 with the transistor 174. The source of the  
transistor 188 is connected to the drain of the transistor  
164. The gate of the transistor 188 receives the lap voltage  
on the line 132. The voltage on the drain of the transistor  
188 is applied to the gate of the transistor 176 and to the  
source of the transistor 190. The drain of the transistor 190  
25      is common with the drain and the gate of the transistor 166.

The transistors 162, 164, 166 and 168 are connected in  
series in a branch to provide reference voltages. For example,  
a reference voltage such as approximately 2.7 volts is  
produced at the drain of the transistor 164 and a reference  
30      voltage such as approximately 1.2 volts is produced at the  
gate and the drain of the transistor 166. Since the branch  
produces reference voltages, the current through the  
transistors in the branch is preferably a fraction - for  
example, one eighth (1/8) of the currents produced in the  
35      branch formed by the transistors 170, 172, 174 and 176 and the

1      **51550/LTR/B600**

resistors 178 and 180 in Figure 10.

Assume that the lan voltage on the line 133 is positive  
5 and that the lap voltage on the line 137 is negative. This  
will cause the transistor 190 to be non-conductive and the  
transistor 188 to be conductive. The resultant current through  
the transistor 188 will cause a voltage drop to be produced  
across the transistor. This will cause the voltage (e.g. 2.1  
10 volts) on the gate of the transistor 176 to be lower than the  
voltage (e.g. 2.7 volts) on the source of the transistor. The  
resultant state of conductivity in the transistor 176 causes  
current to flow through a circuit including the  $V_{dda}$  line 160,  
the transistors 170, 172 and 176, the resistance 180 and the  
15  $V_{ssa}$  line 81.

The current flow through the resistance 180 is  
substantially constant as a result of the substantially  
constant bias applied on the line 163 to the gate of the  
transistor 170. The bias applied on the line 165 to the gate  
20 of the transistor 172 causes a high impedance to be produced  
in the transistor. This high impedance compensates for  
differences in the cumulative current through the transistor  
at different times. These differences result from the fact  
that (1) the resistance 180 receives the current flowing  
25 through a number of current sources corresponding to the  
current source 160 and (2) the number of current sources  
applying current to the resistance 180 varies at each instant  
depending upon the relative lan and lap voltages applied, to  
such current sources from an individual one of the cells in  
30 the matrix relationship. The current in the resistance 180 at  
each instant is an accumulation of the constant currents in  
the different cells in the matrix where the value of the lap  
voltage on the line 137 is negative and the value of the lan  
voltage on the line 133 is positive.

In like manner, when the lap voltage on the line 137 is positive and the lan voltage on the line 133 is negative, the 5 transistor 184 does not conduct and the transistor 182 is conductive. The resultant flow of current through the transistor 182 produces a voltage drop in the transistor. This causes the voltage (e.g. 2.1 volts) on the gate of the transistor 174 to be lower than the voltage (e.g. 2.7 volts) 10 on the source of the transistor. A substantially constant current flows through a circuit including the resistance 178 and the transistors 170, 172 and 174. The current in the resistance 178 at each instant is an accumulation of the constant currents in the different cells in the matrix where 15 the value of the lap voltage on the line 137 is positive and the value of the lan voltage on the line 133 is negative.

The circuitry shown in Figures 9 and 10 provides an accurate conversion of binary indications of the cells in a matrix relationship to an accurate analog value. The circuitry shown in Figure 9 significantly reduces the ringing 94 during the binary indications 90 in Figure 7. The circuitry shown in Figure 10 significantly reduces the ringing 92 at the time of the transitions between the binary indications 90 in Figure 7.

Although this invention has been disclosed and 25 illustrated with reference to particular embodiments, the principles involved are susceptible for use in numerous other embodiments which will be apparent to persons of ordinary skill in the art. The invention is, therefore, to be limited only as indicated by the scope of the appended claims.